Abstract -This paper presents a cascode amplifier for bendable analog and radio-frequency electronic systems in a flexible amorphous indium gallium zinc oxide (a-IGZO) TFT technology, featuring a minimum gate length of 5 µm. The design is optimized for large bandwidth. The circuit design was carried out with a MOSFET LEVEL=3 SPICE model template. The required model parameters were extracted from both DC and AC measured characteristics. Measurements results show 10.5 dB of voltage gain and a 3 dB bandwidth of 2.62 MHz; the small-signal performance was closely predicted by simulations. The presented circuit provides the highest frequency of operation reported for a single-stage cascode amplifier in a-IGZO TFT technology to date.
I. INTRODUCTION
ECENTLY, significant advancements in the performance of oxide-based thin film transistor (TFT) for large area and flexible electronics have been reported [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] . Also great efforts are being devoted to enabling flexible applications such as displays, sensors, electronic tags and digital circuits [7] . Among the possible materials for flexible technologies a-IGZO is one of the best candidates due to its high field effect mobility of more than 10 cm 2 /Vs [2] . This material also allows process temperatures as low as room temperatures. A fabrication process for a-IGZO TFTs on a free-standing plastic foil is established and available [12] . It features transistors that could be modeled with the SPICE Level=3 standard MOSFET Model introduced in [13] . This is based on parameters extracted from both AC and DC measurements of several TFT devices. Figure 1 shows the fabrication steps and the cross-section of the non-self-aligned n-type a-IGZO TFT [12] . At the moment, the available oxide semiconductor TFT technology offers only n-type TFTs. As shown in Fig. 2(a) and (b), we aim at designing and implementing a mechanically flexible AM shortwave radio receiver for wearable audio applications. For such a system, an integrated RF preamplifier needs to operate at carrier frequencies of up to 1655 kHz [14] .
The contribution of this work is the design, implementation and measurement of a flexible single stage cascode amplifier in this technology, providing a wide bandwidth and high gain. The achieved performance and, more specifically, the gain at frequencies higher than 2 MHz demonstrate the feasibility of a low band AM shortwave radio receiver in the available technology.
II. CIRCUIT DESIGN

A. TFT Model
To design analog/RF circuits, the model parameters and parasitic capacitances were extracted from a set of n-type a-IGZO TFT devices. The resulting accuracy of that model was then verified by comparing simulation result to measurements of actually fabricated a-IGZO TFT circuits [13] . Figure 3 shows the DC output characteristics of the TFT model. Table І shows the key device model parameters, which are used for the circuit design [13] . R Fig. 1 . Fabrication flow (top) and cross-section (bottom) of n-type nonself-aligned a-IGZO TFT structure [12] .
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B. Cascode amplifier
The cascode circuit topology was chosen for its better frequency response over other simple alternatives. It consists of a common source stage as transconductance amplifier followed by a common gate-stage as a current buffer; Fig. 4 shows the schematic of the fabricated cascode amplifier; Fig. 5 shows the die photo of the circuit.
For this circuit a 5 µm channel length was chosen, because it currently is the best compromise between device performance and yield of the a-IGZO fabrication process. Shorter channel lengths increase device performance, but the yield would be lower for circuits with a few tens of transistors.
As shown in Fig. 6 (a), a voltage gain of 11 dB and a 3 dB bandwidth of 2.32 MHz are achieved in simulation for large load impedances up to 2 MΩ. The bias voltages of both transistors are chosen in the saturation region, in order to maximize the bandwidth. By changing the bias voltages and adjusting the resistors, a higher voltage gain is also possible. The same circuit topology shown in Fig. 4 can provide up to 17 dB of voltage gain over a narrower bandwidth of 240 kHz.
The fabricated circuit was designed to use external bias voltage supplies for both transistors, because this allows easily tuning them to optimum values. This is a beneficial degree of freedom during characterization, especially because the threshold voltage V t of a-IGZO TFTs shifts with environment conditions. The performance of TFT also degrades because of gate-bias stress over time. As the result, the threshold voltage is fitted to 0.72 V to adjust the simulated result to the measured result.
After completing the initial design, large signal and small signal simulations of the amplifier have been performed in Agilent ADS. Thus it was possible to determine the optimum a-IGZO TFT's sizes which provide the largest amplifier bandwidth. Finally, the amplifier layout was optimized for minimum circuit size. 
III. EXPERIMENTAL RESULTS
The proposed cascode amplifier has been successfully implemented on a flexible polyimide substrate using the described 5 µm a-IGZO technology in a chip area of 2.5 mm×1.7 mm, as shown in Fig. 5 . At this stage of its development, the process is optimized only for the fabrication of individual single-finger transistors. Multi-finger layout would result in large extrinsic parasitic capacities and thus limits the amplifier bandwidth. Therefore, the multi-finger devices would provide only lower gate resistances, this option was discarded. The widths of the interconnections (fabricated in source/drain metal, Ti/Au, 1.12E-07 Ω×m) were chosen comparatively large to minimize the parasitic resistance and the capacitance in critical wires, which would degrade circuit performance. The required resistors and capacitors were implemented using a gate metal (Cr, 1.16E-06 Ω×m), a source/drain metal and 25 nm of Al 2 O 3 .
The cascode amplifier was characterized using a vector network analyzer under environmental conditions of room temperature and light. The S-parameter measurements were carried out on a 50 Ω environment with 90 mV pp AC input voltage. The resulting small-signal frequency response was then used to calculate the open-load frequency response of the amplifier, as shown in Fig. 6(a) . A voltage gain of 10.5dB is available over a 3 dB bandwidth of 2.62 MHz. The measured performance is compared with simulation in the same figure: the measured results show a 0.5 dB lower voltage gain and a 300 kHz wider bandwidth. Figure 6 (b) shows the simulated and measured gain phase. Again, the measured phase was calculated from the S-parameters measurements. Operated with a supply voltage V DD of 6 V, the amplifier dissipated only 762 µW DC power.
The fluctuations at low frequencies in the measured voltage gain, which can be seen in Fig. 6 (a) , originate from the network analyzer measurement setup, as the same behavior can also be observed from the through connection of the measurement probes. Still, the S-parameters measurement enables to determine the bandwidth without loading the circuit with the capacities of the measurement instrumentation, which would already be relevant at those frequencies. The 1 dB compression point of the amplifier was measured using an oscilloscope and an AC signal. The measured and simulated 1dB compression points at 50 kHz are shown in Fig. 7 . Table II summarizes the amplifier performance and compares it to two other a-IGZO TFT amplifier designs reported in literature. 
